Search our IC Design Center for IP Cores and IC Design Related Content.

Or try an example search: AES128

Filters

Category: All IP Cores (21)

Generic Galois LFSR Generator in MyHDL

An n-width Galois LFSR generator written in MyHDL with max-cycle tap positions for selected widths. An table of taps for selected widths is used to…

License : LGPL
Language : Other

Reconfigurable Hardware Platform

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

License : LGPL
Language : Other

Viterbi HDL Code Generator

Features - direct traceback option. - self test automation - support any popular convolution code. - throughput and area of decoder are scalable. -…

License : GPL
Language : Other

EP2C35 FPGA Development Board

A FPGA development board based on EP2C35F672, with SDRAM and flash .

License : LGPL
Language : Other

Prototype Griva Basic Board

Griva Basic 1.2v - FPGA development kit ,, , Highlights , , , , , , , , , * Xilinx Spartan3E XS3S250E or XC3S500E -PQG208 , , , , , , , , , , , , ,…

License : LGPL
Language : Other

IIE-PCI Development Platform Board

The IIE-PCI Development Platform board is a low cost PCI device card with a programmable logic chip (Altera ACEX), dynamic ram, and expansion…

License : GPL
Language : Other

8bit LPC SPI ROM Emulator Artec Dongle II Board

Project to create generic emulator/debugger/analyzer with on-the-fly reprogrammable firmware on Artec Dongle II board (containing Altera Cyclone…

License : LGPL
Language : Other

ZTEX USB-FPGA Module 2.16

An FPGA Board with the largest Artix 7 XC7A200T FPGA, USB 2.0 controller, Flash memory, 100 GPIO's and on-board voltage regulators. Features…

License : GPL
Language : Other

Discrete Multi Tone - DMT Transceiver for ADSL Systems

Discrete Multi Tone (DMT) is the modulation scheme used for Asymmetric Digital Subscriber Line (ADSL) systems and one of the modulation schemes…

License : GPL
Language : Other

SystemC/Verilog MD5 Hash Core Standard

A SystemC/Verilog synthesizable MD5 hash core. This work is given by Universidad Rey Juan Carlos (Spain) For more info about our projects visit…

License : LGPL
Language : Other

Cascaded Integrator-comb (CIC) Digital Filter Core

Cascaded integrator-comb (CIC) digital filters are computationally efficient implementations of narrowband lowpass filters and are often embedded…

License : LGPL
Language : Other

FIRGEN/MULTGEN - VHDL Core Generator

VHDL core generator FIRGEN Project generates optimized VHDL codes for FIR Filters and Multiplier arrays using "Nonrecursive Signed Common…

License : GPL
Language : Other

Advanced Debug Interface for Multi-device JTAG Chains

The Advanced Debug Interface is a suite of IP cores and software programs designed to allow a developer to download code to a target CPU in a…

License : LGPL
Language : Other

OpenRisc 1200 Graphic Configuration Tool

This is a Tcl/Tk script to configure OpenRisc 1200 options. I use it to configure the core and I think it could be usefull for other people. The…

License : GPL
Language : Other

System-on-Chip (SoC) Maker VHDL output

The System-on-Chip (SoC) Maker is a tool to design and create SoCs in a simple way, written in Ruby. PLEASE NOTE: THIS SOFTWARE IS IN DEVELOPMENT…

License : GPL
Language : Other

ROSETTA Configurable Dot Matrix Display Controller

The ROSETTA Configurable Dot Matrix Display Controller core provides a modular expandable interface for any dimension displays build from LEDs dot…

License : GPL
Language : Other

myBlaze - a synthesizable clone of the MicroBlaze Soft Processor

myBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in myHDL ( http://www.myhdl.org ). It started as a translation of MB-Lite…

License : LGPL
Language : Other

NoCmodel - Python Module for Network-on-Chip Modeling

NoCmodel is a Python module for Network-on-Chip modeling, with add-ons for simulation (functional or RTL) and code generation (initially VHDL).…

License : LGPL
Language : Other

SardMIPS - Synthesizable Parametric IP Core of 32-bit RISC Processor

Embedded MIPS R2000 It's a synthesizable parametric IP core of 32 bit RISC processor supporting full MIPS R2000 ISA, by using SystemC HDL. An…

License : GPL
Language : Other

4-bit System

This project shows a 4-bit open system done with Quartus II v12

License : LGPL
Language : Other