
ZIP 32-bit RISC CPU with GCC Support
The original goal of the ZIP CPU was to be a very simple CPU. You might think of it as a poor man's alternative to the OpenRISC architecture.…
License : GPL
Wishbone Version : B.4
Language : Verilog