Wupper: PCIe DMA Engine for Xilinx Virtex-7 FPGA Gen3 Integrated Block
Wupper is designed by Nikhef (Amsterdam, The Netherlands) for the CERN ATLAS / FELIX project. Its main purpose is to provide a simple Direct Memory…
License : LGPL
Wishbone Version : B.4
Language : VHDL
