Generic AXI Master Stub for Multiple AXI IDs, 32/64 data bits, AXI bursts and random wait-states
Generic AXI master stub. Supports multiple internal masters (multiple AXI IDs), 32/64 data bits, AXI bursts and random wait-states. The design is…
License : LGPL
Language : Verilog