Search our IC Design Center for IP Cores and IC Design Related Content.

Or try an example search: AES128

Filters

Category: Uncategorized IP Cores (2)

Simple Implementation of FM Receiver

Simple FM Receiver Simple implementation of FM Receiver to demodulate square wave signal modulated in FM. This design uses PLL to demodulate FM…

License : BSD
Language : VHDL

Automatic Latency Equalizer For Pipelined Designs Implemented In VHDL

The pipelined architecture is often used in high speed FPGA cores. In complex designs data processing is often splitted into multiple paths…

License : BSD
Language : VHDL