
JPEG/MJPEG Decoder on a Virtex-II Pro FPGA at 100 MHz
A hardware based system to decode JPEG baseline compressed image data. The different stages of the decoding process are implemented in a pipelined…