Facebook
Google
GitHub
LinkedinConfigurable High Speed Viterbi Decoder in Verilog
Details
Category: DSP Core
Created: Oct 19, 2010
Updated: Jan 27, 2020
Language: Verilog
Other project properties
Development Status: Alpha
WishBone compliant: No
WishBone version: n/a
License: GPL
Description
n/a
