Chipmetrics Oy, a Finnish company, has begun to commercialize a test chip for analyzing thin-film structures in 3D chips.
4 hours ago by Jake Hertz
U.S. Department of Defense-backed secure fab SkyWater is set to adopt Multibeam’s Multicolumn Electron-Beam Lithography system in its 45 nm process.
3 days ago by Luke James
In this article, we will learn how to find the optimal size of a transistor/logic gate present in a larger circuit to provide the desired performance using the linear delay model.
November 16, 2020 by Tosin Jemilehin
Depending on the project, designers have a number of options to either etch security at the silicon level or buy a pre-fabricated and pre-programmed security IC.
November 13, 2020 by Antonio Anzaldua Jr.
In this article, we'll discuss the Elmore delay model, which provides a simplistic delay analysis that avoids time-consuming numerical integration/differential equations of an RC network.
November 11, 2020 by Tosin Jemilehin
In this article, you'll learn the basics of the CMOS image sensor, including its core components, its block diagram, its strengths and weaknesses, and its applications.
November 09, 2020 by Steve Arar
A bill currently going through Congress which would see semiconductor firms handed an extra $3 billion in funding could do more harm than good if its language isn’t modified, some defense firms have said.
November 07, 2020 by Luke James
Analysts predict that DDR5 will dominate the DRAM market in coming years. How do you calibrate DDR for peak memory performance?
November 06, 2020 by Steve Arar
In this article, we'll discuss how a single transistor can be sized to properly integrate with other transistors to provide optimal performance in terms of speed and power.
November 02, 2020 by Tosin Jemilehin
Researchers at the University of Surrey have come up with a new type of transistor that offers linear behavior and huge upside.
November 02, 2020 by Jake Hertz
In this video we will explore a particularly important application of op-amps, namely, the design of high-performance filters that do not require inductors.
October 25, 2020 by Robert Keim
This summer, three major EDA companies have ramped up their software tools to better assist IC designers.
October 19, 2020 by Jake Hertz
Learn about various non-idealities of MOS transistors and the effects they have on VLSI system reliability.
October 06, 2020 by Tosin Jemilehin
Integrated powertrain devices go back at least as far as 2004 when Intel wrote the specification for DrMOS, a high-efficiency high-current IC for powering next-gen processors.
September 30, 2020 by Adrian Gibbons
This article discusses VLSI (very-large-scale integration) circuits and the sources of non-idealities that affect MOS transistors.
September 29, 2020 by Tosin Jemilehin
Silicon Labs and STRATIS announced a collaboration to connect smart apartment complexes. What tech underlies this news?
September 29, 2020 by Jake Hertz
At the company’s very first online symposium, TSMC showcased a range of new technologies, including its N4 process, which is scheduled to come online in late 2021.
August 26, 2020 by Luke James
On the heels of RISC-V’s 10th birthday, let's explore the history of RISC-V from its inception to today.
August 25, 2020 by Jake Hertz
Samsung announced the availability of its 3D IC technology at both 7nm and 5nm. How does this technology help system designers?
August 17, 2020 by Jake Hertz
This article discusses designing input/output drivers for integrated circuit I2C modules.
August 05, 2020 by Chandana Krishna
Don't have an AAC account? Create one now.
Forgot your password? Click here.