In this article, we'll use the linearized model of a first-order PLL to understand its response to a simple input change. We'll then use Matlab simulations to…
In this article, we'll use the linearized model of a first-order PLL to understand its response to a simple input change. We'll then use Matlab simulations to visualize the signals.
Developed with SiFive, the dual-core SoC uses patented error correction to achieve a record 16.8 µW/MHz/DMIPS, targeting…
Developed with SiFive, the dual-core SoC uses patented error correction to achieve a record 16.8 µW/MHz/DMIPS, targeting next-gen wearables, drones, and IoT sensors.
Leveraging Synaptics’ partnership with Google Research, the new SoC is positioned between microcontroller-class devices…
Leveraging Synaptics’ partnership with Google Research, the new SoC is positioned between microcontroller-class devices and high-end embedded MPUs.
With its E1 processor announced today, Efficient Computer is hoping to usher in a new era of general-purpose computing efficiency.
With its E1 processor announced today, Efficient Computer is hoping to usher in a new era of general-purpose computing efficiency.
RISC-V’s open architecture enables a shift-left approach to security in embedded systems. Learn how it smooths the way…
RISC-V’s open architecture enables a shift-left approach to security in embedded systems. Learn how it smooths the way for integrating security features and more early in the development cycle.
Enjoy this fresh crop of technology news from the Embedded World 2025 trade show in Nuremberg, Germany.
Enjoy this fresh crop of technology news from the Embedded World 2025 trade show in Nuremberg, Germany.
Enjoy this taste of the rich collection of technology news from the Embedded World North America trade show in Austin, Texas.
Enjoy this taste of the rich collection of technology news from the Embedded World North America trade show in Austin, Texas.
In this series, we compare two similar products by opening them up to examine the electronic components and manufacturing methods.
In this series, we compare two similar products by opening them up to examine the electronic components and manufacturing methods.
Learn how open source silicon can provide better security than traditional measures like obscurity, but only if employed…
Learn how open source silicon can provide better security than traditional measures like obscurity, but only if employed correctly, managed well, and backed with appropriate resources.
At every point in the design process, RISC-V developers can make use of the advancements presented at RISC-V Summit Europe.
At every point in the design process, RISC-V developers can make use of the advancements presented at RISC-V Summit Europe.
RISC-V “is changing the way people build every single computer,” says Mark Himelstein, the former CTO at RISC-V…
RISC-V “is changing the way people build every single computer,” says Mark Himelstein, the former CTO at RISC-V International. He joins us to explain the significance of the RISC-V ISA, open standard development challenges, and read poetry.
Check out the technologies and products these leading companies plan to showcase at next week's Embedded World trade show…
Check out the technologies and products these leading companies plan to showcase at next week's Embedded World trade show in Nuremberg, Germany.
SiFive is helping lead the RISC-V revolution in automotive, Android, and AI. Senior VP Jack Kang joins the Moore’s…
SiFive is helping lead the RISC-V revolution in automotive, Android, and AI. Senior VP Jack Kang joins the Moore’s Lobby podcast to provide his insights on the success of SiFive and the open-standard RISC-V instruction set architecture (ISA).
While the rest of the world spent 2023 playing with ChatGPT, the electronics industry put AI into everything from…
While the rest of the world spent 2023 playing with ChatGPT, the electronics industry put AI into everything from processors to edge IoT chips to EDA tools.
Renesas has announced one of the first independently developed 32-bit RISC-V CPUs.
Renesas has announced one of the first independently developed 32-bit RISC-V CPUs.
Reporting a “banner year” for adoption, these RISC-V developments show the versatility of the ISA.
Reporting a “banner year” for adoption, these RISC-V developments show the versatility of the ISA.
At the 2023 North America RISC-V Summit, dozens of presenters will showcase RISC-V innovations in desktop computing and…
At the 2023 North America RISC-V Summit, dozens of presenters will showcase RISC-V innovations in desktop computing and wearable applications.
The latest RISC-V IP makes processing power customizable for a wide span of embedded applications.
The latest RISC-V IP makes processing power customizable for a wide span of embedded applications.
SiFive has released two new processors, one to target machine learning applications, and one to target general-purpose HPC.
SiFive has released two new processors, one to target machine learning applications, and one to target general-purpose HPC.
In this roundup, we review the ways RISC-V is making its mark in the computing world—from small-scale gaming projects…
In this roundup, we review the ways RISC-V is making its mark in the computing world—from small-scale gaming projects to large-scale corporate initiatives.
Facebook
Google
GitHub
Linkedin