In this Tech Guide, explore how Digi Connect EZ TS modernizes serial connectivity with built-in security, fast integration, and reliable data flow—helping…
In this Tech Guide, explore how Digi Connect EZ TS modernizes serial connectivity with built-in security, fast integration, and reliable data flow—helping engineers connect legacy devices to modern networks without redesigning existing systems. Watch now to get started!
This project brief describes how to build and use a four-channel differential line receiver module for balanced RS-422…
This project brief describes how to build and use a four-channel differential line receiver module for balanced RS-422 and RS-485 data links.
This project brief describes how to implement a four-channel differential line driver module for reliable long-distance…
This project brief describes how to implement a four-channel differential line driver module for reliable long-distance data transmission over balanced twisted-pair lines.
Launched today, Synopsys’ ESUN IP solution slashes AI tail latency and eliminates networking bottlenecks to enable…
Launched today, Synopsys’ ESUN IP solution slashes AI tail latency and eliminates networking bottlenecks to enable seamless, scalable performance for modern AI infrastructure.
The new XpressConnect PCIe 6.0 and CXL 3.1 Retimers reign in signal integrity challenges in AI data centers and other…
The new XpressConnect PCIe 6.0 and CXL 3.1 Retimers reign in signal integrity challenges in AI data centers and other high-bandwidth installations.
At Computex, Intel described the CPU as the control plane for agentic workloads, pairing new processors and network…
At Computex, Intel described the CPU as the control plane for agentic workloads, pairing new processors and network controllers with fresh details on its inference GPU.
The MEMS-based oscillator delivers less than 1 nanosecond of time synchronization accuracy for AI clusters.
The MEMS-based oscillator delivers less than 1 nanosecond of time synchronization accuracy for AI clusters.
The silicon carbide gate drivers and an ultra-low-loss isolated current sensor can improve efficiency and power density…
The silicon carbide gate drivers and an ultra-low-loss isolated current sensor can improve efficiency and power density in high-voltage systems.
Learn how GaN technology enables a low-cost, low-profile 6 kW, 800 VDC to 12.5 VDC converter using an ISOP LLC topology.…
Learn how GaN technology enables a low-cost, low-profile 6 kW, 800 VDC to 12.5 VDC converter using an ISOP LLC topology. This meets the design needs of next-gen, MW-scale AI server infrastructure.
The design features wide bandgap semiconductors in a full-bridge LLC with planar magnetics.
The design features wide bandgap semiconductors in a full-bridge LLC with planar magnetics.
Learn how UALink offers an open, high-speed interconnect for AI accelerators, that enables scalable, low-latency, and…
Learn how UALink offers an open, high-speed interconnect for AI accelerators, that enables scalable, low-latency, and energy-efficient AI systems for next-gen workloads.
The new 8 GHz SDS7000A/AP oscilloscopes feature up to 8 GHz bandwidth and up to 20 GSa/s sampling rate per channel, and…
The new 8 GHz SDS7000A/AP oscilloscopes feature up to 8 GHz bandwidth and up to 20 GSa/s sampling rate per channel, and 2.5G/5G/10GBase-T Ethernet compliance testing.
Announced today, the new software works with SiTime hardware to create the most accurate and reliable data center,…
Announced today, the new software works with SiTime hardware to create the most accurate and reliable data center, networking, and communications timing system.
The new power modules offer high output and flexible power options for scalable DOCSIS 4.0 HFC upgrades.
The new power modules offer high output and flexible power options for scalable DOCSIS 4.0 HFC upgrades.
Unveiled today, the new timing chips from Mixed-Signal Devices offer 2 GHz performance and use scalable CMOS to overcome…
Unveiled today, the new timing chips from Mixed-Signal Devices offer 2 GHz performance and use scalable CMOS to overcome the limits of analog alternatives.
Announced today, the high-performance switch IC enables scale-up and scale-out for AI networks and supports co-packaged optics.
Announced today, the high-performance switch IC enables scale-up and scale-out for AI networks and supports co-packaged optics.
Both copper and optical interconnects face limitations as choices for next gen data centers. Learn how a third option…
Both copper and optical interconnects face limitations as choices for next gen data centers. Learn how a third option promises to enable scaling up AI clusters in data centers for years to come.
Perlman revolutionized both internet routing and Ethernet, transforming the latter from a few hundred nodes in a single…
Perlman revolutionized both internet routing and Ethernet, transforming the latter from a few hundred nodes in a single building into large networks with thousands of computers.
Unveiled today at Embedded World, Cisco and IBM have already adopted the CPUs with their “Zen 5” architecture, which…
Unveiled today at Embedded World, Cisco and IBM have already adopted the CPUs with their “Zen 5” architecture, which offers server-grade performance and efficiency.
Training and inferencing comprise two crucial aspects of AI processing in datacenters. Learn the differences between the…
Training and inferencing comprise two crucial aspects of AI processing in datacenters. Learn the differences between the two, and the cost-efficiency issues involved.
Facebook
Google
GitHub
Linkedin