Facebook
Google
GitHub
LinkedinAHB Master to WishBone Slave Bridge
Details
Category: Uncategorized
Created: Feb 02, 2010
Updated: Jan 27, 2020
Language: Verilog
Other project properties
Development Status: Stable
Additional info: FPGA proven
WishBone compliant: Yes
WishBone version: n/a
License: LGPL
Description
A AHB master to WishBone slave bridge along with a basic testbench is included. Burst in not yet supported.
