3-input Ternary Adders for Altera and Xilinx
Category: Arithmetic Core
Created: April 03, 2013
Updated: January 27, 2020
Other project properties
Development Status: Stable
Additional info: FPGA proven
WishBone compliant: No
WishBone version: n/a
This IP core provides resource efficient ternary adders, i.e., adders with three inputs performing s = x + y + z, for the Altera and Xilinx platforms.
Resource efficient means that they need exactly the same resources on modern FPGAs as two-input adders, but are slightly slower.
A complete description can be found in the ternary adder documentation: http://opencores.orgusercontent,doc,1365162582
Note that the used method for the Xilinx ternary is patented (US patent no 7,274,211). Hence, only private, research or non-commercial use is allowed with this implementation!