Facebook
Google
GitHub
LinkedinDESLX Core Block Cipher in VHDL
Details
Category: Crypto Core
Created: Jul 25, 2013
Updated: Jan 27, 2020
Language: VHDL
Other project properties
Development Status: Stable
Additional info: Design done, Specification done
WishBone compliant: No
WishBone version: n/a
License: GPL
Description
VHDL implementation of the DESLX block cipher (iterative architecture).
