16-bit Open uRISC Core Processor
Details
Category: Processor
Created: July 26, 2013
Updated: January 27, 2020
Language: VHDL
Other project properties
Development Status: Alpha
WishBone compliant: No
WishBone version: n/a
License: LGPL
Description
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
