R2000 Soc

Details

Category: Processor

Created: Jan 12, 2008

Updated: Jan 27, 2020

Language: Verilog

Other project properties

Development Status: Alpha

WishBone compliant: Yes

WishBone version: n/a

License: LGPL