All About Circuits
All About Circuits

DDR3 Synthesizable BFM

DDR3 Synthesizable BFM Click to expand image

Details

Category: Memory Core

Created: Nov 30, 2011

Updated: Nov 19, 2019

Language: Verilog

Other project properties

Development Status: Beta

Additional info: Design done

WishBone compliant: No

WishBone version: n/a

License: LGPL

Download Core Submit Issue

Description

This is a fully synthesizable DDR3 Memory BFM. Implemented using Verilog 2001 without any vendor specific IP Block. As such, the BFM is not able to run a very high speed. Test shown that is is able to respond to WRITE and READ instruction at 10MHz.

Status

Memory BFM has been tested and passes all Micron DDR3 testbench. It is also has been tested and able to passes Altera DDR3 Testbench.Has been synthesized using Xilinx ISE 13.2 and Quartus II Version 11.1 Build 173

Related IP Cores

Versatile FIFO Designs Using Verilog
Versatile FIFO Designs Using Verilog
IP Cores
Open FreeList Module
Open FreeList Module
IP Cores
Verilog Single Port RAM to 3 Port RAM Wishbone Wrapper
Verilog Single Port RAM to 3 Port RAM Wishbone Wrapper
IP Cores
DDR2-SDRAM Controller on Xilinx Spartan-3A
DDR2-SDRAM Controller on Xilinx Spartan-3A
IP Cores

You May Also Like