DDR2 mem controller for Digilent Genesys Board

Details

Category: Memory Core

Created: May 03, 2013

Updated: Jan 27, 2020

Language: Verilog

Other project properties

Development Status: Beta

Additional info: FPGA proven

WishBone compliant: Yes

WishBone version: n/a

License: LGPL