SoC Generator Using Verilog

Details

Category: Testing / Verification

Created: March 09, 2010

Updated: January 27, 2020

Language: Verilog

Other project properties

Development Status: Beta

Additional info: FPGA proven

WishBone compliant: Yes

WishBone version: n/a

License: LGPL