All About Circuits
All About Circuits

Reed Solomon Decoder for OFDM Wireless Systems

Reed Solomon Decoder for OFDM Wireless Systems

Details

Category: Arithmetic Core

Created: Jun 15, 2010

Updated: Jan 27, 2020

Language: C/C++

Other project properties

Development Status: Stable

Additional info: Design done, FPGA proven

WishBone compliant: No

WishBone version: n/a

License: LGPL

Download Core Submit Issue

Description

This project implements a parameterized Reed Solomon decoder for use in OFDM wireless systems.
Source code provided in C++ (trunk/cpp-source) and Bluespec(trunk/bluespec-source).

Related IP Cores

128-bit Pseudo Random Number Generator Using LFSR
128-bit Pseudo Random Number Generator Using LFSR
IP Cores
Fully Tate Bilinear Pairing Core in Verilog 2001 for FPGAs
Fully Tate Bilinear Pairing Core in Verilog 2001 for FPGAs
IP Cores
Hardware Load Balancer for Multi-Stage Software Router
Hardware Load Balancer for Multi-Stage Software Router
IP Cores
Fast Base-2 Log Function in Single-Cycle
Fast Base-2 Log Function in Single-Cycle
IP Cores

You May Also Like