All About Circuits
All About Circuits

32/64 bits AHB Master DMA Core

32/64 bits AHB Master DMA Core

Details

Category: System on Chip

Created: Mar 25, 2011

Updated: Jan 27, 2020

Language: Verilog

Other project properties

WishBone compliant: No

WishBone version: n/a

License: LGPL

Download Core Submit Issue

Description

Single channel 32 or 64 bit AHB master DMA core. Supports simultaneous read and write, command lists, peripheral control, timeouts and endianess swapping. Based on Provartec PR201 http://www.provartec.comipproducts

Related projects

Generic AHB matrix
http://opencores.orgproject,robust_ahb_matrix

Related IP Cores

AXI4 Transactor and Bus Functional Model Implementation in VHDL
AXI4 Transactor and Bus Functional Model Implementation in VHDL
IP Cores
32/64 bits AXI master DMA Core
32/64 bits AXI master DMA Core
IP Cores
Assembler With VHDL User-defined Commands (AVUC)
Assembler With VHDL User-defined Commands (AVUC)
IP Cores
MIPS I 512 MBit DDR Ram layer 2 SoC
MIPS I 512 MBit DDR Ram layer 2 SoC
IP Cores

You May Also Like