All About Circuits
All About Circuits

WISHBONE Interconnect ShareBus IP Core

WISHBONE Interconnect ShareBus IP Core

Details

Category: System on Chip

Created: Apr 15, 2003

Updated: Jan 27, 2020

Other project properties

Development Status: Stable

WishBone compliant: Yes

WishBone version: n/a

License: n/a

Download Core Submit Issue

Description

This is a WISHBONE Interconnect ShareBus IP core.It can interconnect up to 8 Masters and 8 Slaves

Some of the main features are:

Up to 8 Masters
Up to 8 Slaves
Only 1 priority level processed in a round robin way

Features

- feature1
- feature2

Status

- 4/19/2003 Initial Release

Related IP Cores

GECKO4 SoC Co-design Environment
GECKO4 SoC Co-design Environment
IP Cores
Asynchronous Spatial Division Multiplexing Router for NoCs
Asynchronous Spatial Division Multiplexing Router for NoCs
IP Cores
Internal Communication Bus for FPGA
Internal Communication Bus for FPGA
IP Cores
CPU Lecture SoC in VHDL
CPU Lecture SoC in VHDL
IP Cores

You May Also Like