All About Circuits
All About Circuits

32/64 bits AXI master DMA Core

32/64 bits AXI master DMA Core

Details

Category: System on Chip

Created: Mar 25, 2011

Updated: Jan 27, 2020

Language: Verilog

Other project properties

WishBone compliant: No

WishBone version: n/a

License: LGPL

Download Core Submit Issue

Description

Single channel 32 or 64 bit AXI master DMA core. Supports simultaneous read and write, outstanding AXI commands, command lists, peripheral control, timeouts and endianess swapping. Based on Provartec PR200 http://www.provartec.comipproducts

Related projects

Generic AXI interconnect fabric
http://opencores.orgproject,robust_axi_fabric

Related IP Cores

WISHBONE Builder - Wishbone Interconnect Matrix Generator
WISHBONE Builder - Wishbone Interconnect Matrix Generator
IP Cores
NoCem - Synthesizable VHDL Network on Chip Emulator
NoCem - Synthesizable VHDL Network on Chip Emulator
IP Cores
SardMIPS - Synthesizable Parametric IP Core of 32-bit RISC Processor
SardMIPS - Synthesizable Parametric IP Core of 32-bit RISC Processor
IP Cores
aoOCS - Wishbone Amiga OCS SoC Implementation
aoOCS - Wishbone Amiga OCS SoC Implementation
IP Cores

You May Also Like