All About Circuits

Search our IC Design Center for IP Cores and IC Design Related Content.

Or try an example search: SD Card Controller

Filters

Category: Communication Controller IP Cores (7)

Open-source FPGA Communication Framework

Open-source FPGA Communication Framework

FPGA-CF is an open-source, portable, extensible communications package that consists of a small hardware core (less than 600 slices) and and a…

License : BSD
Language : Verilog & VHDL
Wishbone I2C Controller Core for Communications

Wishbone I2C Controller Core for Communications

I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange between devices. It is primarily used in the…

License : BSD
Wishbone Version : B.3
Language : Verilog
ISO7816 3 Master on FPGA

ISO7816 3 Master on FPGA

This project aims at implementing a basic iso7816:3 master which can be controlled by software or by a state machine. This is a work in progress.…

License : BSD
Language : Verilog
RTF Simple UART Core with BAUD Generator

RTF Simple UART Core with BAUD Generator

This is a simple uart core which includes a baud generator. The core uses a fixed format: 1 start,8 data, 1 stop bit. + baudX8/X16 mode selects in…

License : BSD
Language : Verilog
Scan Based Serial Communication Block

Scan Based Serial Communication Block

This is a scan based serial communication block designed to safely and easily move data onto and off of a chip with a minimal number of pins.…

License : BSD
Language : Verilog
UART to Bus IP Core for Fast and Easy Test FPGA

UART to Bus IP Core for Fast and Easy Test FPGA

Have you ever needed a fast and easy way to test your new FPGA board? You know you have all the interfaces but it will take time to finish the…

License : BSD
Language : Verilog & VHDL
UDP/IP Core for PC-FPGA Communication

UDP/IP Core for PC-FPGA Communication

VHDL implementation of a UDP/IP core! Area-optimized for direct PC-FPGA communication! An advanced/versatile version of the core is included in the…

License : BSD
Language : Verilog