Search our IC Design Center for IP Cores and IC Design Related Content.

Or try an example search: 8 bit multiplier

Filters

Category: Video Controller IP Cores (42)

AXI4 To VGA Frame Buffer With Linux Driver

This design is very simple in one verilog file. There is 2 version of the design : RGB332 (one pixel is one byte) and RGB565 (one pixel is 2 bytes)…

License : LGPL
Language : Verilog

ROSETTA Configurable Dot Matrix Display Controller

The ROSETTA Configurable Dot Matrix Display Controller core provides a modular expandable interface for any dimension displays build from LEDs dot…

License : GPL
Language : Other

JPEG/MJPEG Decoder on a Virtex-II Pro FPGA at 100 MHz

A hardware based system to decode JPEG baseline compressed image data. The different stages of the decoding process are implemented in a pipelined…

License : GPL
Language : VHDL

Bluespec H.264 Decoder supporting 1080p at 60 fps

H.264 Decoder supporting 1080p at 60 fps Code Summary ------------ This module implements the baseline profile of the H.264 video codec standard.…

Language : Other

CCITT Group 4 (TIFF) Lossless Compression

This project considers a hardware implementation of the CCITT group 4(also known as fax4 or tiff) compression algorithm written in vhdl. The design…

License : LGPL
Language : VHDL

Altera Cyclone III 3C120 Video Stream Scaler

The Video Stream Scaler scales streaming video up or down in resolution. Bilinear and nearest neighbor resize modes are supported. This core…

License : LGPL
Language : Verilog

JPEG Encoder Using Baseline Encoding Method

Features • JPEG baseline encoding JPEG ITU-T T.81 | ISO/IEC 10918-1 • Standard JFIF header v 1.01 automatic generation • Color…

License : Others
Language : VHDL

Graphics Accelerator with Bresenham Line Drawing Algorithm

This project is a group of hardware units that perform graphics algorithms. For testing purposes, beside the Units that perform these algorithms,…

License : LGPL
Language : VHDL

Baseline JPEG Encoder Codec Library Based on Microblaze

Features - Baseline JPEG encoder - Baseline JPEG decoder (Not ready yet) Introduction This is an open source JPEG codec, including both encoder and…

License : GPL
Language : VHDL

Low-Power Real-time H.264/AVC Baseline Decoder

Overview Nova is a low-power realtime H.264/AVC baseline decoder of QCIF resolution, targeting mobile applications. It is a dedicated, full…

Language : Verilog

16x2 LCD Display Module Using Verilog

There are a great many 16x2 LCD displays available to electronic design engineers. Nearly all of them are controlled by the Hitachi HD44780 control…

License : LGPL
Language : Verilog

MPEG2 to RGB Video Output Decoder

This project is an MPEG2 video decoder. The decoder converts an MPEG2 stream into a RGB video output. To get a functioning decoder, you will need…

License : BSD
Language : Verilog

Graphical LCD Interfaces with KS0108B graphical LCD Controller

This core is used to provide a wishbone compliant interface to a graphical LCD. Currently it supports the Crystalfontz CFAG12864 family which is…

FPGA Implementation JPEG Encoder Verilog

This core takes as an input the red, green, and blue pixel values, like from a tiff image file, and creates the JPEG bitstream necessary to build a…

License : LGPL
Language : Verilog

FastMemoryLink Minimal VGA Framebuffer Controller

This core is part of the Milkymist System-on-Chip, the most advanced open source SoC for interactive multimedia applications. Minimal VGA…

License : GPL
Language : Verilog

High Performance Image Warping/Texture Mapping Core

Texture mapping unit tailored for Milkdrop acceleration. This core was designed for Milkymist, a highly integrated opensource VJing platform. See…

License : Others
Language : Verilog

TFT LCD Display Controller

Progress - Display one repeat line (800 pixels) stored in ROM synthesized in FPGA. - Self-display word block (designed). - (Have problem on…

License : GPL
Language : Verilog

Baseline DCT JPEG Hardware Compressor

This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with 2:1:1 subsampling, able to compress at a rate…

Language : VHDL

Text Mode Monochrome Video Display Adapter for VGA monitors

This VHDL macro is a Text Mode Monochrome Video Display Adapter for VGA monitors. It can be used as a peripheral for a soft-processor, external…

License : LGPL
Language : VHDL

Motion Estimation Processor for H.264, VC-1 and AVS video codecs

High-definition programmable and configurable motion estimation processor for H.264, VC-1 and AVS video codecs. Summary The LiquidMotion LMx1…

License : GPL
Language : VHDL