Or try an example search: 8 bit multiplier
Core1990 is a point-to-point communication protocol using the royalty-free Interlaken protocol as its foundation. It is designed by engineers and…
Implements UDP, IPv4, ARP protocols Zero latency between UDP and MAC layer (combinatorial transfer during user data phase) Allows full control of…
If you liked our work is want to help contribute to the future progress of others who have seen help us by donating. ###…
FPGA-CF is an open-source, portable, extensible communications package that consists of a small hardware core (less than 600 slices) and and a…
Verilog implementation of IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS) type 1000BASE-X (1000baseLX and/or 1000baseSX)
Flow Summary Compiled in Quartus 9.0 +-------------------------------------------------------------------------------+ ; Flow Summary ;…
mail group is added to track all the Q&A from the author. If you have any question about the design, please send your question to mail group.…
Ethernet MAC Layer Switch. The switch receive 100 MB/s data rate from 6 channels and direct each frame received to its destination port. The switch…
The 10G ethernet mac core. It is compliant with ieee 802.3ae. Our plan is: 1. reading specification 2. observation of different companies 10g…
Features - feature1 - feature2 Status Ready for downloading via CVS. Path: e1framer
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
The GPIO IP core is user-programmable general-purpose I/O controller. Its use is to implement functions that are not implemented with the dedicated…
The 10GE MAC Core implements the Media Access Control functions for 10Gbps operation as defined in IEEE Std 802.3ae. Features 1. Interfaces - XGMII…
This is another UART project, but is different because that it is very small and will occupy less macrocells on a CPLD. The purpose of this core is…
Please download source code from: https://github.com/linuxbestlzs
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
VHDL implementation of a UDP/IP core! Area-optimized for direct PC-FPGA communication! An advanced/versatile version of the core is included in the…
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
Current project provides idea of complex network design verification via [{Linux-tunnel interface} + SystemVerilog DPI-C}].
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
Facebook
Google
GitHub
Linkedin
