All About Circuits

Search our IC Design Center for IP Cores and IC Design Related Content.

Or try an example search: PCI Slave

Filters

Category: Processor IP Cores (15)

ao486 - x86 Compatible Verilog Core

ao486 - x86 Compatible Verilog Core

The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX. The core was modeled and tested based on the Bochs software x86…

License : BSD
Language : Verilog
aoR3000 - MIPS R3000A Compatible Core

aoR3000 - MIPS R3000A Compatible Core

The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74…

License : BSD
Language : Verilog
Classic 5-Stage Pipeline MIPS 32-bit Processor

Classic 5-Stage Pipeline MIPS 32-bit Processor

A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a 1024 depth branch prediction buffer, a 2KB direct-mapped…

License : BSD
Language : Verilog
openMSP430 - Synthesizable 16-bit Microcontroller Core

openMSP430 - Synthesizable 16-bit Microcontroller Core

Introduction The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. It is compatible with Texas Instruments' MSP430…

License : BSD
Language : Verilog
Software Aided Wishbone Extension For Xilinx (R) PicoBlaze (TM)

Software Aided Wishbone Extension For Xilinx (R) PicoBlaze (TM)

This project provides interface logic and assembler routines, giving PicoBlaze (TM) embedded soft-uC the ability to access wishbone systems or…

License : BSD
Language : Verilog & VHDL
Leros - 16-bit Tiny Microcontroller Optimized for FPGAs

Leros - 16-bit Tiny Microcontroller Optimized for FPGAs

Leros is a 16-bit processor optimized for FPGAs. It consumes less than 200 logic cells and 1-2 on-chip memories. Leros is programmed in assembler…

License : BSD
Language : VHDL
v586 - Soft Processor Core Compatible with 586 Instruction Set

v586 - Soft Processor Core Compatible with 586 Instruction Set

This project is a soft processor core compatible with 586 instruction set. The processor core has AXI4 interface and uses XILINX AXI4 IPs such as…

License : BSD
Language : Verilog
MMU for Enhancement of Z80 and eZ80 Compatible Core or Physical Processor

MMU for Enhancement of Z80 and eZ80 Compatible Core or Physical Processor

mmu180 is a MMU (memory mananagement unit) designed per original specifications of Zilog's Z180 family of processors (including Hitachi…

License : BSD
Language : Verilog
Open8 - 8-bit RISC Processor Core Based on the Automation uRISC

Open8 - 8-bit RISC Processor Core Based on the Automation uRISC

8-bit RISC processor core based on the Vautomation uRISC This is a "clean" reimplementation of the Vautomation uRISC processor core (aka…

License : BSD
Language : VHDL
Potato Processor - Simple RISC-V Processor for use in FPGA Designs

Potato Processor - Simple RISC-V Processor for use in FPGA Designs

Development of the Potato Processor has moved to GitHub, check it out on https://github.com/skordal/potato Notable features are: Supports the full…

License : BSD
Language : VHDL
TinyCPU - Simple 8-bit Processor

TinyCPU - Simple 8-bit Processor

This is a tiny processor meant to be nice and simple. Here are a few of the technical goals of this processor: 1. 8-bit processor (8 bit registers…

License : BSD
Language : VHDL
TV80 8-bit Z80-Compatible Microprocessor Core

TV80 8-bit Z80-Compatible Microprocessor Core

The TV80 is an 8-bit Z80-compatible microprocessor core, written in Verilog. It is based on Daniel Wallner's VHDL T80 core. Features - executes…

License : BSD
Language : Verilog
Y80e - Z80/Z180 Compatible Processor Softcore

Y80e - Z80/Z180 Compatible Processor Softcore

Z80/Z180 compatible processor softcore. Based on Y80 project described in the book 'Microprocessor Design Using Verilog HDL' of Monte…

License : BSD
Language : Verilog
Infocom Z-Machine V3 | Z3 - The Zork CPU

Infocom Z-Machine V3 | Z3 - The Zork CPU

A Verilog implementation of the Infocom Z-Machine V3. The spec the Z3 follows is http://inform-fiction.org/zmachine/standards/z1point0index.html.…

License : BSD
Language : Verilog
Ao68000 - Wishbone 68000 Core

Ao68000 - Wishbone 68000 Core

The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. Introduction July 2011: Project copied to…

License : BSD
Language : Verilog