All About Circuits

Search our IC Design Center for IP Cores and IC Design Related Content.


Or try an example search: PCI Slave

Category: ECC Core IP Cores (11)

Reed Solomon Encoder/Decoder

Reed Solomon Encoder/Decoder

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).


License : LGPL
Language : Verilog
Configurable BCH Encoder and Decoder for FPGA

Configurable BCH Encoder and Decoder for FPGA

The project describes an IPCore in verilog about binary BCH encoder and decoder. BCH is a popular error correcting code used in storage and…


License : LGPL
Language : Verilog
32-bit Configurable Hamming Generator

32-bit Configurable Hamming Generator

This C++ program generates VHDL package with hamming encoder and decoder. It also generates a simple testbench that can be used to evaluate the…


License : GPL
Language : VHDL
Double Error Correcting (DEC) BCH Encoder / Decoder

Double Error Correcting (DEC) BCH Encoder / Decoder

The double error correcting (DEC) BCH encoder / decoder IP cores. Features : – allows to correct up to 2 errors. – supports…


License : LGPL
Language : Verilog
Reed Solomon Decoder (204,188)

Reed Solomon Decoder (204,188)

• Reed Solomon Decoder (204,188), with T=8. • Input codeword length is 204 bytes and output length is 188 bytes. • Corrects up to 8…


License : GPL
Language : Verilog
8-bit Wide Reed Solomon Decoder Encoder

8-bit Wide Reed Solomon Decoder Encoder

This core implements Reed-Solomon decoder for the 8-bit wide symbols. The core is designed to occupy fewer amounts of logic blocks, be fast and…


License : LGPL
Language : VHDL
Spread Spectrum modulator and demodulator using BPSK

Spread Spectrum modulator and demodulator using BPSK

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).


License : LGPL
Language : VHDL
DVB-RCS Turbo Decoder on SOVA Algorithm

DVB-RCS Turbo Decoder on SOVA Algorithm

This project features a double binary, DVB-RCS turbo decoder using the SOVA algorithm. Two models are included: - a MyHDL model, along with a…


License : LGPL
Language : VHDL
Ultimate CRC Generator using XOR-logic

Ultimate CRC Generator using XOR-logic

Ultimate CRC is a CRC generator/checker. Using generics the core can be fully customized. It creates a function of the data input and the CRC…


License : GPL
Language : VHDL
Yet Another Hamming Encoder and Decoder

Yet Another Hamming Encoder and Decoder

A hamming encoder and decoder with single-error correcting and double-error detecting capability. The message length can be configured through a…


License : LGPL
Language : VHDL
Reed-Solomon Codec Generator

Reed-Solomon Codec Generator

This tool working on WinXP is used to generate verilog-RTL for Reed-Solomon Codec. - Selectable Decoder/Encoder/Both - Symbol width…


License : LGPL
Language : Verilog