All About Circuits

Search our IC Design Center for IP Cores and IC Design Related Content.

Or try an example search: BCD Adder

Filters

Category: Communication Controller IP Cores (90)

Open-source FPGA Communication Framework

Open-source FPGA Communication Framework

FPGA-CF is an open-source, portable, extensible communications package that consists of a small hardware core (less than 600 slices) and and a…

License : BSD
Language : Verilog & VHDL
IEEE 802.3-2008 Clause 36 PCS 1000BASE-X

IEEE 802.3-2008 Clause 36 PCS 1000BASE-X

Verilog implementation of IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS) type 1000BASE-X (1000baseLX and/or 1000baseSX)

License : LGPL
Language : Verilog
10/100M Ethernet-FIFO Convertor

10/100M Ethernet-FIFO Convertor

Flow Summary Compiled in Quartus 9.0 +-------------------------------------------------------------------------------+ ; Flow Summary ;…

License : LGPL
Language : Verilog
10/100/1000 Mbps tri-mode Ethernet MAC Controller

10/100/1000 Mbps tri-mode Ethernet MAC Controller

mail group is added to track all the Q&A from the author. If you have any question about the design, please send your question to mail group.…

License : LGPL
Language : Verilog
100 Mbps Ethernet MAC Layer Switch

100 Mbps Ethernet MAC Layer Switch

Ethernet MAC Layer Switch. The switch receive 100 MB/s data rate from 6 channels and direct each frame received to its destination port. The switch…

License : LGPL
Language : Verilog
10G Ethernet MAC Core with IEEE 802.3ae Compliant

10G Ethernet MAC Core with IEEE 802.3ae Compliant

The 10G ethernet mac core. It is compliant with ieee 802.3ae. Our plan is: 1. reading specification 2. observation of different companies 10g…

Language : Verilog
Ethernet 10GE MAC

Ethernet 10GE MAC

The 10GE MAC Core implements the Media Access Control functions for 10Gbps operation as defined in IEEE Std 802.3ae. Features 1. Interfaces - XGMII…

License : LGPL
Language : Verilog
Lzs

Lzs

Please download source code from: https://github.com/linuxbestlzs

License : LGPL
Language : Verilog & VHDL
SPORT Interface

SPORT Interface

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

License : LGPL
Language : Verilog
USB To UART

USB To UART

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

License : LGPL
Language : Verilog
1G Ethernet DPI in Verilog

1G Ethernet DPI in Verilog

Current project provides idea of complex network design verification via [{Linux-tunnel interface} + SystemVerilog DPI-C}].

License : LGPL
Language : Verilog
Ethernet MAC 10/100 Mbps for CSMA/CD LAN

Ethernet MAC 10/100 Mbps for CSMA/CD LAN

The Ethernet MAC (Media Access Control), sublevel within the Data Link Layer of the OSI reference model. This core is designed for implementation…

License : LGPL
Language : Verilog
Another Wishbone Controlled UART

Another Wishbone Controlled UART

Forasmuch as many have taken in hand to set forth a UART core, ... It seemed good to me also, having had perfect (a good) understanding of all…

License : GPL
Wishbone Version : B.4
Language : Verilog
APB SPI Design Transmission

APB SPI Design Transmission

APB SPI design is meant to be interfaced with slow-speed peripherals. The initial design will contain APB slave on one side, which will initiate…

License : LGPL
Language : Verilog
SATA AHCI Controller Drivers

SATA AHCI Controller Drivers

please check the source code from: https://github.com/linuxbestahci https://github.com/linuxbestahci_mpi

License : LGPL
Language : Verilog & VHDL
Asynchronous SPI Master in Verilog

Asynchronous SPI Master in Verilog

This is a Verilog language asynchronous SPI, this mean that the controller can have a different clock frequency than SPI module. On the simulate…

License : LGPL
Language : Verilog
Verilog Bitwise Addressable GPIO

Verilog Bitwise Addressable GPIO

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

License : LGPL
Language : Verilog
Cheap Ethernet Interface for FPGAs

Cheap Ethernet Interface for FPGAs

Cheap Ethernet interface Realization of Ethernet interface and protocols optimized for minimal external components and FPGA resources. FPGA may…

License : LGPL
Language : Verilog
DMX512 Transceiver Mapped in CSR Bus

DMX512 Transceiver Mapped in CSR Bus

This core is part of the Milkymist System-on-Chip, the most advanced open source SoC for interactive multimedia applications. DMX protocol fully…

License : GPL
Language : Verilog
Ethernet 10GE Low Latency MAC

Ethernet 10GE Low Latency MAC

This is a fork of the xge_mac and was released by the Computer Architecture Group (http://cag.uni-hd.de) of the University of Heidelberg. Main…

License : LGPL
Language : Verilog