Or try an example search: 3DES
Core1990 is a point-to-point communication protocol using the royalty-free Interlaken protocol as its foundation. It is designed by engineers and…
Implements UDP, IPv4, ARP protocols Zero latency between UDP and MAC layer (combinatorial transfer during user data phase) Allows full control of…
FPGA-CF is an open-source, portable, extensible communications package that consists of a small hardware core (less than 600 slices) and and a…
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
This is another UART project, but is different because that it is very small and will occupy less macrocells on a CPLD. The purpose of this core is…
Please download source code from: https://github.com/linuxbestlzs
VHDL implementation of a UDP/IP core! Area-optimized for direct PC-FPGA communication! An advanced/versatile version of the core is included in the…
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
A UART that is compatible with the industry standard 16550D Includes wrappers for the Wishbone and AMBA APB busses Features Uses parts from the…
This project, written in generic synthesizable VHDL, provides two separate cores for encoding and decoding byte data according to the 8b/10b…
n/a
A (as far as I know) untested VHDL translation of the Verilog Can protocol Controller To Download, click at the "Downloads" button upper…
This is a feed forward receiver for an ADAT lightpipe optical datastream. This type of multichannel audio connection is widely used in professional…
VHDL implementation of the AMI --- Alternate Mark Inversion --- and HDB1 --- High Density Bipolar of order 1 line codes. For other line code refer…
please check the source code from: https://github.com/linuxbestahci https://github.com/linuxbestahci_mpi
DQPSK symbol mapper suitable for TETRA/APCO-25 physical layer.
This project implements the simple and light protocol for transmission of data from low resources FPGA connected to the Ethernet PHY and an…
Control the activity and status of your FPGA by targeting a memory mapped space inside it. Based on: -- elements from the GH libraries…
The FT2232H is a USB2.0 Hi-Speed USB Device to FIFO IC. This core allows the use of this chip with an FGPA design in high speed FT245 style…
n/a