Six months after acquiring Arduino, Qualcomm goes big by adding the Dragonwing IQ-8275 AI processor to Arduino's platform.
Six months after acquiring Arduino, Qualcomm goes big by adding the Dragonwing IQ-8275 AI processor to Arduino's platform.
Announced at Embedded World, the new Genio lineup spans value to flagship tiers, with on-device GenAI acceleration…
Announced at Embedded World, the new Genio lineup spans value to flagship tiers, with on-device GenAI acceleration ranging from 6 TOPS to over 50 TOPS.
Introduced in 1974, the TMS1000 family combined CPU, ROM, RAM, and I/O on a single die and established the commercial…
Introduced in 1974, the TMS1000 family combined CPU, ROM, RAM, and I/O on a single die and established the commercial template for the microcontroller.
Announced today, the new zonal reference system includes pre-validated hardware and software for automotive intelligent…
Announced today, the new zonal reference system includes pre-validated hardware and software for automotive intelligent data handling and multi-volt power distribution.
Announced today at Embedded World, Synaptics claims the SYN765x as the first industry's first AI Native Wi-Fi 7 solution…
Announced today at Embedded World, Synaptics claims the SYN765x as the first industry's first AI Native Wi-Fi 7 solution developed specifically for the IoT. It provides Wi-Fi 7, Bluetooth 6.0, and 802.15.4 connectivity and features a Cortex-M52 and Ethos-U55 NPU.
In this exclusive interview, the Seattle startup says its software-ML-hardware co-design—announced today—converts…
In this exclusive interview, the Seattle startup says its software-ML-hardware co-design—announced today—converts off-the-shelf FPGA servers into high-efficiency AI inference engines.
The company attended ISSCC with some big automotive announcements: a new approach to chiplet-based processing and a…
The company attended ISSCC with some big automotive announcements: a new approach to chiplet-based processing and a configurable 3-nm memory architecture.
The 40 nm Arm Cortex-M4F device combines 256 KB flash, CAN FD, and ASIL-B positioning for NEV subsystems.
The 40 nm Arm Cortex-M4F device combines 256 KB flash, CAN FD, and ASIL-B positioning for NEV subsystems.
Microchip’s PIC32CM PL10 MCUs combine 32-bit Cortex-M0+ performance with AVR pin compatibility, MVIO, and functional…
Microchip’s PIC32CM PL10 MCUs combine 32-bit Cortex-M0+ performance with AVR pin compatibility, MVIO, and functional safety support.
The new MCU includes a dedicated neural processor and phase-change memory to boost performance in X-in-1 architectures.
The new MCU includes a dedicated neural processor and phase-change memory to boost performance in X-in-1 architectures.
Recent research explores healthcare diagnosis, monitoring, and rehab—from the "world's smallest programmable microbots"…
Recent research explores healthcare diagnosis, monitoring, and rehab—from the "world's smallest programmable microbots" to wearables that restore speech to stroke patients.
Announced today, the new FPGAs build off of AMD’s existing ecosystem with modernized memory, I/O, and security.
Announced today, the new FPGAs build off of AMD’s existing ecosystem with modernized memory, I/O, and security.
Raspberry Pi's new AI HAT+ 2 adds higher-performance neural acceleration and memory support to extend generative…
Raspberry Pi's new AI HAT+ 2 adds higher-performance neural acceleration and memory support to extend generative workloads on Raspberry Pi 5.
The add-on board, based on U-blox's X20, brings all-band GNSS, RTK, and HAS-ready corrections to Syslogic's embedded platforms.
The add-on board, based on U-blox's X20, brings all-band GNSS, RTK, and HAS-ready corrections to Syslogic's embedded platforms.
Infineon has launched a USB 2.0 controller that features dual-core processing, integrated security, and large on-chip…
Infineon has launched a USB 2.0 controller that features dual-core processing, integrated security, and large on-chip SRAM for high-throughput devices.
The new oHFM specification defines a common, scalable module framework for FPGA and SoC-FPGA designs, targeting…
The new oHFM specification defines a common, scalable module framework for FPGA and SoC-FPGA designs, targeting carrier-board reuse across vendors and deployment classes.
Nordic's new SoC integrates an Axon NPU and Neuton models, delivering ultra-low-power, on-device AI with quick inference…
Nordic's new SoC integrates an Axon NPU and Neuton models, delivering ultra-low-power, on-device AI with quick inference and easier developer workflows.
Announced today, Cadence's new Tensilica HiFi iQ DSP doubles compute, octuples AI performance, and cuts power by 25% over…
Announced today, Cadence's new Tensilica HiFi iQ DSP doubles compute, octuples AI performance, and cuts power by 25% over its predecessor, targeting next-gen AI-voice and immersive automotive audio.
While brain-inspired computing and neural interfaces have long promised transformative advances, scaling those systems…
While brain-inspired computing and neural interfaces have long promised transformative advances, scaling those systems has remained a challenge. New research suggests that the barrier is beginning to fall.
Siemens says it can reduce setup time from months to days with the off-the-shelf, cloud-based, digital twin offering.
Siemens says it can reduce setup time from months to days with the off-the-shelf, cloud-based, digital twin offering.
Facebook
Google
GitHub
Linkedin