M6 is Apple's first 2-nm chip and features a dual 16-core Neural Engine, while the M5 Ultra joins four dies to achieve 1.2 TB/s of unified memory bandwidth.
M6 is Apple's first 2-nm chip and features a dual 16-core Neural Engine, while the M5 Ultra joins four dies to achieve 1.2 TB/s of unified memory bandwidth.
Announced today, the company's new CSS for Mobile 2 platform, Total Design for Physical AI program, and Neoverse CSS N4…
Announced today, the company's new CSS for Mobile 2 platform, Total Design for Physical AI program, and Neoverse CSS N4 platform provide specialized architectures for agentic AI workloads across various domains.
The 2-nm processor runs Arm and z/Architecture instructions natively on the same core.
The 2-nm processor runs Arm and z/Architecture instructions natively on the same core.
RackCommander groups MaxLinear's USB UARTs, RS-485 transceivers, GPIO expanders, and power devices for rack-level management.
RackCommander groups MaxLinear's USB UARTs, RS-485 transceivers, GPIO expanders, and power devices for rack-level management.
The rebuilt platform puts the previously closed cloud backend under an Apache 2.0 license and runs on AWS serverless…
The rebuilt platform puts the previously closed cloud backend under an Apache 2.0 license and runs on AWS serverless services in a customer's own account.
In this edition of Business Shorts, SK Group and Nvidia plan $500 billion in AI infrastructure, TDK and LG Innotek team…
In this edition of Business Shorts, SK Group and Nvidia plan $500 billion in AI infrastructure, TDK and LG Innotek team up on robotic sensing, and Micron locks in automotive memory supply.
The new modular 1RU cybersecurity test platform, delivers 400 Gbps throughput for validating modern AI and hyperscale…
The new modular 1RU cybersecurity test platform, delivers 400 Gbps throughput for validating modern AI and hyperscale network infrastructure under heavy traffic demands.
Launched today, Synopsys’ ESUN IP solution slashes AI tail latency and eliminates networking bottlenecks to enable…
Launched today, Synopsys’ ESUN IP solution slashes AI tail latency and eliminates networking bottlenecks to enable seamless, scalable performance for modern AI infrastructure.
The Korean unicorn packages four NPU dies with 144 GB of HBM3E and bets on an open software stack to serve large language…
The Korean unicorn packages four NPU dies with 144 GB of HBM3E and bets on an open software stack to serve large language models at lower cost per token.
The 120 MHz GD32E512 is optimized for high-speed optical modules and the 72 MHz GD32E252 takes on low-speed optical modules.
The 120 MHz GD32E512 is optimized for high-speed optical modules and the 72 MHz GD32E252 takes on low-speed optical modules.
The new XpressConnect PCIe 6.0 and CXL 3.1 Retimers reign in signal integrity challenges in AI data centers and other…
The new XpressConnect PCIe 6.0 and CXL 3.1 Retimers reign in signal integrity challenges in AI data centers and other high-bandwidth installations.
At Computex, Intel described the CPU as the control plane for agentic workloads, pairing new processors and network…
At Computex, Intel described the CPU as the control plane for agentic workloads, pairing new processors and network controllers with fresh details on its inference GPU.
The 88-core Vera processor introduces Spatial Multithreading and a claimed 1.8x task-completion lead over x86 processors.
The 88-core Vera processor introduces Spatial Multithreading and a claimed 1.8x task-completion lead over x86 processors.
The bottleneck limiting the next generation of artificial intelligence isn't compute power—it's the wire connecting the…
The bottleneck limiting the next generation of artificial intelligence isn't compute power—it's the wire connecting the chips. French startup Scintil Photonics thinks it has the answer.
Broadcom’s high-integration Wi-Fi 8 & NPU-accelerated 50G PON gateway SoCs aim to build a cohesive, 50 Gbps broadband…
Broadcom’s high-integration Wi-Fi 8 & NPU-accelerated 50G PON gateway SoCs aim to build a cohesive, 50 Gbps broadband access ecosystem for the AI-infused home.
The new version of FPGA AI Suite is designed to accelerate trained AI models into FPGAs
The new version of FPGA AI Suite is designed to accelerate trained AI models into FPGAs
Learn how Korean AI technology company Rebellions uses proprietary dataflow NPUs, chiplets, and HBM to deliver…
Learn how Korean AI technology company Rebellions uses proprietary dataflow NPUs, chiplets, and HBM to deliver high-efficiency, scalable AI inference for modern data centers.
Learn how The Netherlands is leveraging billion-euro investments and European partnerships to scale integrated photonics…
Learn how The Netherlands is leveraging billion-euro investments and European partnerships to scale integrated photonics from research into a world-leading, industrially mature production ecosystem.
GaN-based power delivery board targets 96.5% efficiency and 2,100 W/in3 for NVIDIA's next-generation 800 VDC data center…
GaN-based power delivery board targets 96.5% efficiency and 2,100 W/in3 for NVIDIA's next-generation 800 VDC data center architecture.
In this exclusive interview, the Seattle startup says its software-ML-hardware co-design—announced today—converts…
In this exclusive interview, the Seattle startup says its software-ML-hardware co-design—announced today—converts off-the-shelf FPGA servers into high-efficiency AI inference engines.
Facebook
Google
GitHub
Linkedin