In this article, we’ll study the basic structure of a Verilog module, look at some examples of using the Verilog “wire” data type and its vector form, and briefly touch on some differences between VHDL and Verilog.
January 05, 2019 by Dr. Steve Arar
This article will discuss the Xilinx Period timing constraint that allows us to describe the characteristics of the clock signal that will be used with an FPGA design.
December 05, 2018 by Dr. Steve Arar
This article will explain some of the most important settings and design parameters for the Xilinx FFT IP core and function as a basic walkthrough of the Fast Fourier Transform interface.
October 17, 2018 by Dr. Steve Arar
An FPGA is a crucial tool for many DSP and embedded systems engineers. However, the learning curve when getting started can be fairly steep. This project introduces the Quartus II and ModelSim software suites as well as a background on FPGA design flow for system on chip development. The development board used was a Terasic DE1-SoC, which has the Altera Cyclone V SoC chip. This IC contains an FPGA and an integrated ARM Cortex A9 as a hard processor system.
December 29, 2015 by William Coventry