The Hogge phase detector plays multiple roles in CDR circuits. In this article, we'll explore the Hogge detector's behavior, highlight its main drawbacks, and…
The Hogge phase detector plays multiple roles in CDR circuits. In this article, we'll explore the Hogge detector's behavior, highlight its main drawbacks, and introduce a different configuration that addresses them.
Learn how the Hogge detector addresses the challenges of clock and data recovery (CDR) for data signals with limited…
Learn how the Hogge detector addresses the challenges of clock and data recovery (CDR) for data signals with limited clock information.
This article explains the importance of incorporating delay into the feedback path of a phase/frequency detector (PFD)…
This article explains the importance of incorporating delay into the feedback path of a phase/frequency detector (PFD) and examines its effect on performance.
Learn how using a phase/frequency detector (PFD) in place of a phase detector improves the acquisition range of a PLL.
Learn how using a phase/frequency detector (PFD) in place of a phase detector improves the acquisition range of a PLL.
Learn about this simple sequential phase detector and how it compares to the XOR gate. We'll also examine some key…
Learn about this simple sequential phase detector and how it compares to the XOR gate. We'll also examine some key limitations and circuit implementations.
This article explores the operation of the simplest digital phase detector: the exclusive-OR (XOR) gate.
This article explores the operation of the simplest digital phase detector: the exclusive-OR (XOR) gate.
The device technology co-optimization (DTCO) methodology requires generating large numbers of layouts. This article…
The device technology co-optimization (DTCO) methodology requires generating large numbers of layouts. This article introduces a few ways of speeding up this time-consuming process using automation.
In this article, we'll walk through the steps of generating a Process Design Kit (PDK) for digital standard cell libraries.
In this article, we'll walk through the steps of generating a Process Design Kit (PDK) for digital standard cell libraries.
PLL demodulators are popular, easy to implement, and offer superior noise performance compared to many other FM…
PLL demodulators are popular, easy to implement, and offer superior noise performance compared to many other FM demodulator circuits. Learn how they operate in this article.
This article demonstrates the operation of an LTspice shift register and discusses details of its schematic and timing…
This article demonstrates the operation of an LTspice shift register and discusses details of its schematic and timing relationships.
We explore the design and functionality of a digital shift register intended for use in mixed-signal circuit simulations.
We explore the design and functionality of a digital shift register intended for use in mixed-signal circuit simulations.
Customizing the device parameters of LTspice's logic gates and flip-flops can help you more accurately simulate these…
Customizing the device parameters of LTspice's logic gates and flip-flops can help you more accurately simulate these components. This article walks through the specification process and provides some helpful tips.
This article explains how to successfully integrate logic gates into an LTspice simulation.
This article explains how to successfully integrate logic gates into an LTspice simulation.
Current briefly flows through both transistors during logic-level transitions. This article explores the resulting power…
Current briefly flows through both transistors during logic-level transitions. This article explores the resulting power dissipation and provides some helpful LTspice tips for measuring current and power.
When a CMOS inverter switches logic states, power is consumed due to its charging and discharging currents. Learn how to…
When a CMOS inverter switches logic states, power is consumed due to its charging and discharging currents. Learn how to simulate these currents in LTspice.
Learn how undervoltage lockout (UVLO) can protect semiconductor devices and electronic systems from potentially hazardous…
Learn how undervoltage lockout (UVLO) can protect semiconductor devices and electronic systems from potentially hazardous operation.
This article provides an introduction to the computational number system known as binary-coded decimal or BCD. This…
This article provides an introduction to the computational number system known as binary-coded decimal or BCD. This numeric encoding scheme is historically significant and still advantageous in certain applications.
Understanding two key Boolean canonical forms, the sum-of-products and the product-of-sums, is important in digital…
Understanding two key Boolean canonical forms, the sum-of-products and the product-of-sums, is important in digital system design and optimization. We will introduce how to generate these forms and provide guidelines on when it is typically best to use each form.
Indispensable for modern electrical engineering, application-specific integrated circuits (ASICs) form a diverse group of…
Indispensable for modern electrical engineering, application-specific integrated circuits (ASICs) form a diverse group of integrated circuits (ICs) that help designers to optimize sophisticated electronic devices.
Learn about double data rate (DDR) memory key concepts and applications surrounding this digital communication technique,…
Learn about double data rate (DDR) memory key concepts and applications surrounding this digital communication technique, where two data words are transferred during one clock cycle.
Facebook
Google
GitHub
Linkedin